Crosstalk Analysis In Carbon Nanotube Bundle Interconnects

نویسندگان

چکیده

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Stability analysis in multiwall carbon nanotube bundle interconnects

Based on the transmission line model (TLM), we present an exact and general transfer function formula, useful for both single multiwall carbon nanotube (MWCNT) and MWCNT bundle interconnects. Using the standard parameters for 22-nm technology node we perform the Nyquist stability analysis, to investigate the dependence of the degree of relative stability for both single and bundle interconnects...

متن کامل

Taguchi Approach and Response Surface Analysis for Design of a High-performance Single-walled Carbon Nanotube Bundle Interconnects in a Full Adder

In this study, it was attempted to design a high-performance single-walled carbon nanotube (SWCNT) bundle interconnects in a full adder. For this purpose, the circuit performance was investigated using simulation in HSPICE software and considering the technology of 32-nm. Next, the effects of geometric parameters including the diameter of a nanotube, distance between nanotubes in a bundle, and ...

متن کامل

A Thermal Model for Carbon Nanotube Interconnects

In this work, we have studied Joule heating in carbon nanotube based very large scale integration (VLSI) interconnects and incorporated Joule heating influenced scattering in our previously developed current transport model. The theoretical model explains breakdown in carbon nanotube resistance which limits the current density. We have also studied scattering parameters of carbon nanotube (CNT)...

متن کامل

Delay Analysis in Carbon Nanotube Bundle Interconnect For VLSI Design

This paper proposes to study the performance of carbon nanotube bundle in terms of delay as a VLSI interconnect at 32nm technology node. Output waveform and 90% propagation delay are analytically determined and compared with SPICE simulation result. Alpha power law model is used for representing the transistors of CMOS driver. SPICE simulation result reveals that delay increases with increase i...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: International Journal for Research in Applied Science and Engineering Technology

سال: 2017

ISSN: 2321-9653

DOI: 10.22214/ijraset.2017.10180